約23,500件1ページ目

日本語のみで絞り込む

条件を指定して検索しています。すべての条件を解除する

  • 最終更新日:1か月以内
  • 2024/5/13 -In the x86 architecture, the CPUID instruction is a processor supplementary instruction allowing software to discover details of the processor.

    2024/4/26 -Provides the feedback mechanism using IA32_MPERF MSR and IA32_APERF MSR. OS can use the two MSRs to calculate CPU utilizations and then make P-state decisions.

    2024/4/24 -Browse the source of linux v6.9-rc using KDAB Codebrowser which provides IDE like features for browsing C, C++, Rust & Dart code in your browser.

    他サイトを含む一部でポイント、送料、クーポン等の情報が欠けている場合があります。またポイント等の付与は税抜価格が対象のサイトがあり、付与には条件・上限があります。-

    2024/5/13 -This document contains an overview of the Arm architecture and information on A32, T32, and A64 instruction sets. For assembler-specific features, ...

    2024/5/12 -The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable ...

    2024/4/24 -These manuals describe the architecture and programming environment of the Intel® 64 and IA-32 architectures.

    2024/5/3 -When the number of vCPUs equals the number of CPUs in CPU Set, vCPUs can be automatically pinned into CPU Set. ... (MSR) on Windows systems. GPU Figure 9: GPU. GPU ...

    2024/4/26 -Provides the feedback mechanism using IA32_MPERF MSR and IA32_APERF MSR. OS can use the two MSRs to calculate CPU utilizations and then make P-state decisions.

    2024/4/23 -The tuning of the CPU frequencies is done by setting a Model Specific Register (MSR) 774. For example, on a processor family where the vendor recommended CPU ...

    5日前 -On CPU hotplug MSR_IA32_XFD is reset to the init_fpstate.xfd, which wipes out any stale state. But the per CPU cached xfd value is not reset, which brings them ...

    A.>EAXに入るのはCALL 1CA3で呼び出された所から帰るべきアドレスですか? CALL命令は現在のEIPをPUSHしてEIPをデスティネーションアドレスに書き換える命令です。 「CALL 1

    A.Pen4ベースのCeleron 2,4GHzは、 もはやネットブック/Windowsダブレット向けのAtomにすら劣ります。 CPU性能比較 Hardware NAVI http://hard...