動画検索
関連広告
検索結果
Course Overview
PART I: REVIEW OF LOGIC DESIGN
Gates
Multiplexer/Demultiplexer (Mux/Demux)
Design Example: Register File
Design Example: Decrementer
Design Example: Four Deep FIFO
PART II: VERILOG FOR SYNTHESIS
Verilog code for Gates
Verilog code for Multiplexer/Demultiplexer
Verilog code for Adder, Subtractor and Multiplier
Declarations in Verilog, reg vs wire
Arrays
PART III: VERILOG FOR SIMULATION
Verilog code for Testbench
Generating test signals (repeat loops, $display, $stop)
Simulations Tools overview
Verilog simulation using Xilinx Vivado
PART IV: VERILOG SYNTHESIS USING XILINX VIVADO
Design Example
Adding Constraint File
Synthesizing design
Adding Board files
PART V: STATE MACHINES USING VERILOG
One-Hot encoding